Verilog implementation of SMBUS bus
2016-08-23
3 0 0
no vote
Other
Earn points
Two state machines and different modes of data transmission, as requested by the SMBus bus to regulate each transmission, from start to finish, to better achieve
verilog
总线
SMBUS
实现
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment