vhdl code for latch_ff_comb for d_comb ckt in vhdl
2016-08-23
0 0 0
4.0
Other
Earn points
library ieee;
use ieee.std_logic_1164.all;
entity d_comb is
port( enable:in std_logic;
d:in std_logic;
q:out std_logic);
end d_comb;
architecture rtl of d_comb is
begin
process(enable,d)
begin
if(enable='1')then
q<=d;
else
q<='0';
end if;
end process;
end rtl;
use ieee.std_logic_1164.all;
entity d_comb is
port( enable:in std_logic;
d:in std_logic;
q:out std_logic);
end d_comb;
architecture rtl of d_comb is
begin
process(enable,d)
begin
if(enable='1')then
q<=d;
else
q<='0';
end if;
end process;
end rtl;
vhdl
代码
dcomb
latchffcomb
Related Source Codes
Love lighter and princess skirt
0
0
no vote
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Nvidia nccl
0
0
no vote
Laurie 8-channel receiver code
0
0
no vote
Aston said
0
0
no vote
No comment