verilog code for uart transmission
2016-08-23
0 0 0
4.0
Other
Earn points
the low power low cost data transmission teq done by UART chech it once it's writen in verilog language
and also it's a protocol based where you are going to specify your own rules for better communication
verilog
代码
uart
传输
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment