or gATE with data flow
2016-08-23
0 0 0
no vote
Other
Earn points
entity or_gate
port(a,b:in std_logic;c:out std_logic);
end or_gate;
architecture dataflow of or_gate is
begin
c<=a or b;
end dataflow;
vhdl
数据流
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
Cameralink modulation and demodulation source code
0
0
no vote
No comment