Sobel Verilog HDL program
2016-08-23
0 0 0
no vote
Other
Earn points
Sobel algorithm is described by Verilog HDL language to deal with the edge problem in image problems. The algorithm has been successfully implemented on FPGA platform!!
verilog
程序
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment