FPGA realization of variable-sampling filter (25M
2016-08-23
1 0 0
no vote
Other
Earn points
Has been applied to the USRP N210, variable-sampling to achieve part is 25M-->30.72M to accommodate LTE Protocol physical layer requirements, code has been testing, and implemented in the USRP Board (XIlinx)
verilog
fpga
滤波器
采样
mm
实现
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment