Introduction to Verilog
2016-08-23
0 0 0
4.0
Other
Earn points
This article introduces the basics of Verilog HDL language, to enable the beginner to quickly grasp the HDL
Design methods, preliminary reports and to master the basics of Verilog HDL language, to be able to read simple design code and
Enough to make some simple Verilog HDL design modeling.
List of abbreviations: abbreviations used in this illustration, requesting each abbreviation full name in English and Chinese interpretation.
List of references: Please list in the table referenced in this document about reference names, authors, title,
Design methods, preliminary reports and to master the basics of Verilog HDL language, to be able to read simple design code and
Enough to make some simple Verilog HDL design modeling.
List of abbreviations: abbreviations used in this illustration, requesting each abbreviation full name in English and Chinese interpretation.
List of references: Please list in the table referenced in this document about reference names, authors, title,
verilog
入门
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment