Design of phase-locked loop PLL
2016-08-23
0 0 0
no vote
Other
Earn points
Design of phase-locked-loop PLL to achieve differential phase shifters, second-order filter design and other sub-module, simulation shows a good lock signal, suitable for digital implementation, and FPGA implementation
matlab
pll
设计
Related Source Codes
GMSK Linear Receiver
0
0
no vote
NSGA-II algorithm
0
0
no vote
NSGA-III multi-objective optimization algorithm
0
0
no vote
Compressed sensing example
0
0
no vote
CFAR detector example
0
0
no vote
No comment