Dds_quicklogic source code
2016-08-23
0 0 0
no vote
Other
Earn points
dds_ QuickLogic is developed by QuickLogic company. DDS (direct digital synthesis) is a kind of frequency synthesis technology which directly uses digital technology to generate waveform from phase. There are 9 modules, which are 1, DDS. V (top module), 2, loadfw. V (loading frequency word module), 3, phasea. V (phase accumulation module), 4, loadpw. V (loading phase word module), 5, phasemod. V (phase modulation module), 6, sinup. V (sine look-up table module), 7, romtab. V (storage phase and amplitude reference table module), 8, claadd8s. V (8-bit) Adder module), 9. Pngen. V (pseudo noise module)
verilog
源码
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment