Full adder
2016-08-23
0 0 0
no vote
Other
Earn points
module full_adder(
output reg sum,
output c_out, // carry out
input a,
input b,
input c_in); // carry in
always @(*)
begin
sum = a ^ b ^ c_in;
&nb
output reg sum,
output c_out, // carry out
input a,
input b,
input c_in); // carry in
always @(*)
begin
sum = a ^ b ^ c_in;
&nb
verilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment