Design and implementation of Lab12:4-bit shift reg
2016-08-23
1 0 0
no vote
Other
Earn points
The title belongs, a simple implementation of the required functionality of the 4-bit shift register, plain and simple. In ways that are controlled directly using the clock cycle, cycle, according to the last data constantly moves forward string of series. Note the clock frequency is too high, requires a great deal of the reduced frequency control to achieve the shift of about 1 second cycle, modifications, please note. This experiment appear as an experimental series the 12th, so stay tuned for more information.
verilog
Lab
实现
设计
寄存器
位移
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Implementing Arithmetic Coding in MATLAB
0
0
no vote
Honeywell Leakage Sensor Testing System
0
0
no vote
No comment