DDS_AD9854
2016-08-23
1 0 0
4.0
Other
Earn points
Input frequency, amplitude, phase difference, can give rise to two-channel quadrature sinusoidal signal, triangle, square, ASK,FSK,DPSK
verilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment