VHDL code for Adder / Subtractor
2016-08-23
0 0 0
4.0
Other
Earn points
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY adder IS
PORT(Cin : IN STD_LOGIC;
Carry : IN STD_LOGIC;
X,Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
S : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
Cout,A,B,C,D : OUT STD_LOGIC;
rseg : OUT STD_LOGIC_VECTOR(6 DOWNTO 0));
END adder;
ARCHITECTURE Behavior OF adder IS
SIGNAL Sum: STD_LOGIC_VECTOR(4 DOWNTO 0);
BEGIN
PROCESS (Cin, X,Y)
BEGIN
IF Cin ='0' THEN
Sum<= ('0' & X)+Y+Carry;
ELSE
Sum<= ('0' & X)-Y;
END I
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY adder IS
PORT(Cin : IN STD_LOGIC;
Carry : IN STD_LOGIC;
X,Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
S : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
Cout,A,B,C,D : OUT STD_LOGIC;
rseg : OUT STD_LOGIC_VECTOR(6 DOWNTO 0));
END adder;
ARCHITECTURE Behavior OF adder IS
SIGNAL Sum: STD_LOGIC_VECTOR(4 DOWNTO 0);
BEGIN
PROCESS (Cin, X,Y)
BEGIN
IF Cin ='0' THEN
Sum<= ('0' & X)+Y+Carry;
ELSE
Sum<= ('0' & X)-Y;
END I
vhdl
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
Cameralink modulation and demodulation source code
0
0
no vote
No comment