H264 IP core written in Verilog
2016-08-23
4 0 0
4.0
Other
Earn points
A well-written H.264/AVC Baseline Decoder IP core.
Usage instructions can be found under directory : trunk/doc/nova_spec.doc
Also contains testbench file.
Extremmely easy to understand.
vhdl
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
Cameralink modulation and demodulation source code
0
0
no vote
No comment