Median Filter
2016-08-23
0 0 0
4.3
Other
Earn points
Development of FPGA-based 3*3 template Median Filter, filter disadvantage is that the image is blurred, because it is treated in the same way to all points, the noisy,
Assessed at the same time, to landscape border crossing points were also assessed. In order to improve its effectiveness, weighted average method can be used to construct a filter.
verilog
MedianFilter
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment