Synchronous FIFO state machine implementation
2016-08-23
0 0 0
4.0
Other
Earn points
Simple synchronous FIFO state machine description, including read/write counters, empty full flag control. Can achieve sequential read and write data, including the test file, the simulation results.
filelist:fifo.v,fifo_test.v
verilog
fifo
同步
实现
状态
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment