FPGA stopwatch
2016-08-23
2 0 0
4.0
Other
Earn points
&Nbsp;Xilinx Spartan 6, on the seven-segment decoder tube display, press to control timing of start, end, and seconds add up-by-function Verilog code, at the same time it is a demo of this Board works, is also one of Sun Yat-sen University mobile information engineering coursework project. I hope to help has need to refer to the children
verilog
fpga
秒表
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment