FPGA driver code of tcd1209 + ad994
2016-08-23
0 0 0
4.0
Other
Earn points
Drive linear array ccdtcd1209 and ad9945 according to manual, drive frequency 10m, board clock 30MHz, input driver after PLL frequency division, the program is verified on Altera cycle ive
verilog
fpga
代码
驱动
tcdAD
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment