Butterfly Architecture for FFT
2016-08-23
1 0 0
no vote
Other
Earn points
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.MATH_REAL.ALL;
library work;
use work.fft_pkg.ALL;
entity fft8 is
port( s : in comp_array; --input signals in time domain
y : out comp_array --output signals in frequency domain
);
end fft8;
architecture Behavioral of fft8 is
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.MATH_REAL.ALL;
library work;
use work.fft_pkg.ALL;
entity fft8 is
port( s : in comp_array; --input signals in time domain
y : out comp_array --output signals in frequency domain
);
end fft8;
architecture Behavioral of fft8 is
vhdl
fft
对于
结构
蝶形
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
FFT algorithm
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
No comment