floating point multiplication
2016-08-23
0 0 0
no vote
Other
Earn points
The
Image and digital signal processing applications require high floating point
calculations throughput, and nowadays FPGAs are being used for performing these
Digital Signal Processing (DSP) operations. Floating point operations are hard
to implement directly on FPGAs because of the complexity of their algorithms.
On the other hand, many scientific problems require floating point arithmetic
with high levels of accuracy in their calculations. Therefore, we have explored
FPGA implementations of multiplication for IEEE single precision floating-point
numbers. For floating point multiplication, in IEEE
single precision format we have to multiply two 24 bit mantissas.
verilog
乘法
浮点
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment