VHDL Pipelined FIR Filter
2016-08-23
0 0 0
no vote
Other
Earn points
This code describes a pipelined FIR filter (with 4 stages of pipeline). It takes as input the taps coefficients and provides the filtered samples. The number of taps is eight bits, the data width is fourteen bits. It is designed to deal with two's complement fixed point numbers.
vhdl
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
Cameralink modulation and demodulation source code
0
0
no vote
No comment