4-bit prallel adder
2016-08-23
0 0 0
no vote
Other
Earn points
a> Half adder
moduleha(sum,ca,a,b);
input a,b;
output sum,ca;
assign sum= a^b;
assign ca=a&b;
endmodule
a>
verilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment