ADPLL Design and Implementation on FPGA
2016-08-23
6 0 0
4.0
Other
Earn points
- This paper presents the ADPLL design using Verilog and its implementation on FPGA.
ADPLL is designed using Verilog HDL. Xilinx ISE 12.1 Simulator is used for simulating
Verilog Code. This paper gives details of the basic blocks of an ADPLL. In this paper,
implementation of ADPLL is described in detail. Its simulation results using Xilinx are also
discussed. It also presents the FPGA implementation of ADPLL design on Xilinx SPARTAN3E
XC3S200 chip and its results. The ADPLL is designed of 200 kHz central frequency. The
operational frequency range of ADPLL is 189 Hz to 215 kHz, which is lock range of the design
verilog
fpga
实现
设计
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment