LECG_ local enhanced clock gating
2016-08-23
1 0 0
no vote
Other
Earn points
This is about LECG technique of the RTL clock gating
this source code is the applied LECG technique in the clockgating
verilog
增强
时钟
门控
局部
lecg
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment