Design and realization of digital cymometer based
2016-08-23
0 0 0
no vote
Other
Earn points
Design and realization of digital cymometer based on Verilog HDL, complete engineering documents, the design meets the following requirements:
(1) digital display frequency values
(2) measuring deviation is less than 0.1%
(3) testing of sine or square wave signal for the following 10kHz
(4) square wave signal, the request can measure the duty cycle, deviation is less than 1%
(1) digital display frequency values
(2) measuring deviation is less than 0.1%
(3) testing of sine or square wave signal for the following 10kHz
(4) square wave signal, the request can measure the duty cycle, deviation is less than 1%
verilog
veriloghdl
基于
实现
设计
数字
频率计
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment