DE2 based direct digital synthesis (DDS) design
2016-08-23
1 0 0
no vote
Other
Earn points
DDS based on sampling theorem, first of all need to generate waveforms are sampled, the sampled value is quantized into a lookup table, and then read the data via the address, then d/a converters are analog. To output a sine wave as an example, a is the amplitude, use multipliers to get, we mainly control phase, namely the control of frequency and phase. Time interval, such as output, can be viewed as a phase of cumulative changes. Phase is the ROM address signal is output by changing the step size k, to control the frequency of the effect.
verilog
dds
de
合成
基于
设计
数字
直接
频率
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
MY Function Library
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
No comment