Design of Altera DE2 based digital stopwatch
2016-08-23
0 0 0
no vote
Other
Earn points
When the frequency is 100Hz, the clock of 100ms, 1s, 10s, 1min and 10min of 6 counters will be generated, which has & lt; span style = & quot; font- size:10.5pt;font-family : four key inputs, using finite state machine to respond to the control of external keys, so as to control the state of the stopwatch and realize the functions of start, pause, stop and reset of the stopwatch. One second clock is used to control the change of pipeline.
verilog
基于
设计
数字
AlteraDE
跑表
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment