FIR filter
2016-08-23
0 0 0
no vote
Other
Earn points
It is fir filter implementation parametrized for data bit width,fixed point widths of cofficients and data, and order of filter.
verilog
滤波器
fir
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment