Frame sync signal FPGA implementation code (normal
2016-08-23
0 0 0
no vote
Other
Earn points
Design and implementation of communication system frame synchronization signals, Buck full VHDL code identification system program I course design, fully capable of normal operation, the program runs the Quartus II environment 7.2 (32-Bit), win7 system. Decoding module, the crossover module, modules, circuit simulation, and threshold settings program. Interact, learn together!!
vhdl
fpga
代码
同步
运行
实现
正常
信号
Related Source Codes
Pyqt realizes Excel data import and signal analysi
0
0
no vote
Emd decomposition
0
0
no vote
SQL database table structure merge tool
0
0
no vote
FPGA connection OV5640 module
0
0
no vote
Sa function sampling and recovery code
0
0
no vote
No comment