mux2x1 verilog code
2016-08-23
0 0 0
no vote
Other
Earn points
input a,b,s;
reg y;
always @(a or b or s)
if(s==0)
else
end
input [7:0]x;
output [7:0]a,b,c,d,x3,y3;
wire [7:0]y0,y1,y2,y4;
assign a=(x/8);
verilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment