DDS sine wave generator
2016-08-23
0 0 0
4.0
Other
Earn points
Sine wave signal generator based on DDS, Quartus project output frequency determined according to the CLK, a cycle track-256, 8-bit output accuracy, without adding filter modules
verilog
dds
发生器
正弦
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment