Histogram equalization FPGA implementation
2016-08-23
15 0 0
4.0
Other
Earn points
Real-time image histogram equalization in FPGA, effective use of FPGA chip-chip resources, no need to add external memory chips. The code is based on YCbCr, actually only the luminance histogram equalization, time after which a synchronous CB,CR color components, avoiding partial color problem! Code interface for y,CB,CR, as well as the line signal, HS,vs,de. the final effect of the treatment effect can be achieved on the PC, but PC block a lot, almost real time processing
verilog
fpga
直方图
实现
均衡化
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment