UART Verilog sorce code and Simulation code and FI
2016-08-23
0 0 0
no vote
Other
Earn points
It is programed by verilog language and main code is UART,
The main source code are uart_receiver.v /uart_transmitter.v/lpm_mux0.v/myfifo.v.......
some wave file can help you understand more simulation information.
The main source code are uart_receiver.v /uart_transmitter.v/lpm_mux0.v/myfifo.v.......
some wave file can help you understand more simulation information.
verilog
代码
fifo
仿真
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment