Simple 32bit RISC CPU core
2016-08-23
0 0 0
no vote
Other
Earn points
I am INHA Univ student at South korea. This is project result of coumputer architecture.
IT's CPU Core, 32bit RISC system. It can be opreated at 300 MIPS. 1cycle / 1instruction system.
It propose Simple Harvard Architecture. and Do simple Arithmetic logic.
IT's CPU Core, 32bit RISC system. It can be opreated at 300 MIPS. 1cycle / 1instruction system.
It propose Simple Harvard Architecture. and Do simple Arithmetic logic.
verilog
简单
内核
RISCCPU
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment