turbo coder
2016-08-23
3 0 0
3.0
Other
Earn points
CHAPTER2
LUT-LOG-BCJRARCHITECTURE
The energy consumption of conventionalLUT-Log-BCJR architectures cannot be significantly reduced by simply reducingtheir clock frequency and throughput. This motivates our novel architecture ofimplementing the basis ACS circuit in the system which is specifically designedto have a minimal hardware complexity and hence a low energy consumption.
<span style="font-size:12.0pt;line-height:150%;font-family:"">We validate our architecture in thecontext of an LTE turbo decoder and demonstrate that it has an order ofmagnitude lower chip area, hence reducing the energy consumption of the state-of-the-artLUT-Log-BCJR implementation by 71%. Compared to state-of-the-art Max-Log-BCJRimplementations, our approach facilitates a 10% reduction in the overall energyconsumption of at transmission ranges above 58 m.
LUT-LOG-BCJRARCHITECTURE
The energy consumption of conventionalLUT-Log-BCJR architectures cannot be significantly reduced by simply reducingtheir clock frequency and throughput. This motivates our novel architecture ofimplementing the basis ACS circuit in the system which is specifically designedto have a minimal hardware complexity and hence a low energy consumption.
<span style="font-size:12.0pt;line-height:150%;font-family:"">We validate our architecture in thecontext of an LTE turbo decoder and demonstrate that it has an order ofmagnitude lower chip area, hence reducing the energy consumption of the state-of-the-artLUT-Log-BCJR implementation by 71%. Compared to state-of-the-art Max-Log-BCJRimplementations, our approach facilitates a 10% reduction in the overall energyconsumption of at transmission ranges above 58 m.
vhdl
turbo
编码器
Related Source Codes
WuYufei_ matlab.rar_ Turbo Wu Yufei_ Turbo code_ T
0
0
no vote
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
No comment