AES 256 encryption engine, 4 input pipeline
2016-08-23
2 0 0
no vote
Other
Earn points
this code is one diffrent implementation of AES-256.
this code encrypt 4 different input data 128 bit with 4 different key 256 bit for each data
all encryption data generate after 67 clock cycle
we implement this engine of Xilinx Virtex 4 xc4vlx25 FPGA
the result shown in below table
xc4vlx25 | ||||
No comment