VHDL Design of 16 Radix 4 point FFT
2016-08-23
0 0 0
4.0
Other
Earn points
Design and functional implementation of a 16-point pipelined FFT architecture is presented.
The architecture is based on the radix-4 algorithm.
By exploiting the regularity of the algorithm, butterfly operation and multiplier modules were designed.
The architecture adopts four butterflies, and the pipeline stage is optimized to balance the processing speed and the area.
vhdl
fft
语言
设计
Related Source Codes
Lubansuo Drawing
0
0
no vote
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Java multi instance mode
0
0
no vote
Java singleton mode
0
0
no vote
Language Translation: Chinese to English
0
0
no vote
No comment