Verilog for booth multiplier
2016-08-23
0 0 0
4.0
Other
Earn points
We are going to propose a new SRAM bitcell for the purpose of less power consumption, read stability,less area than the existing Schmitt trigger based SRAM and other existing designs through a new design which is combined of virtual grounding with Read error reduction logic.
Adjustable Hysteresis CMOS schmitt triggers
Hysteresis CMOS Schmitt trigger design strategies are investigated to voltage controlled current sinking and/or sourcing transistors, the hysteresis window can be easily moved wi
verilog
展位
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment