decodervits
2016-08-23
0 0 0
no vote
Other
Earn points
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY EPROM IS
PORT
(
data : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
eq1 : OUT STD_LOGIC ;
eq2 : OUT STD_LOGIC ;
eq3
USE ieee.std_logic_1164.all;
ENTITY EPROM IS
PORT
(
data : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
eq1 : OUT STD_LOGIC ;
eq2 : OUT STD_LOGIC ;
eq3
vhdl
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
Cameralink modulation and demodulation source code
0
0
no vote
No comment