VHDL frequency meter
2016-08-23
0 0 0
4.0
Other
Earn points
Using the frequency meter VHDL write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display
vhdl
频率计
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
Cameralink modulation and demodulation source code
0
0
no vote
No comment