VLSI DSP exercises
2016-08-23
1 0 0
no vote
Other
Earn points
The architectures present for adders and multipliers are in the verilog and are simulated in the cadence 45nm---report sheet with code (verilog)----reference vlsidsp by parhi
this is done by own
charantej--9524435535
verilog
练习
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment