8X8 multiplier
2016-08-23
0 0 0
4.0
Other
Earn points
Design a 8x8 Wallace tree multiplier.
Multiplier accepts two 8 bit inputs(x and y) and result in 16 bit multiplication(product).
The design is to be optimized for speed.:
We were asked to design an 8x8 wallace tree multiplier which is mainly made up of half adders and full adders. So firstly we design half adders
verilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment