DESIGN OF 2X2 BIT VEDIC MULTIPLIER
2016-08-23
0 0 0
4.0
Other
Earn points
IN THIS PROJECT ANCIENT VEDIC MATHEMATICS IS USED FOR THE MULTIPLICATION OPERATION.THE MULTIPLIER MAINLY USED IN DIGITAL SIGNAL PROCESSORS,CRYPTOGRAPHIC ALGORITHM. URTHVA TRIYAGBHYAM SUTRA IS USED FOR IMPLEMENTATION. UT IS SAID TO BE VERTICAL AND CROSSWISE MULTIPLICATION.
verilog
设计
vedic
乘法器
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment