I2C IP core and testbench
2016-08-23
0 0 0
4.0
Other
Earn points
I2C IP core with the testbench, written in Verilog, including master,slave reg
verilog
IP
testbench
IC
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Implementing ntrip function with Python
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
No comment