Design of High Performance 64 bit MAC Unit
2016-08-23
4 0 0
4.0
Other
Earn points
A design of high performance 64 bit Multiplier-and-Accumulator (MAC) is implemented in this paper. MAC unit
performs important operation in
many of the digital signal processing (DSP) applications. The multiplier is designed using modified Wallace multiplier
and the adder is done with carry save adder.
verilog
设计
高性能
mac
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment