Vedic Multipliers for High Speed Low Power Operati
2016-08-23
3 0 0
no vote
Other
Earn points
Multiplier design is always a challenging task; how many ever novel designs are proposed, the user needs demands much more optimized ones. Vedic mathematics is world renowned for its algorithms that yield quicker results, be it for mental calculations or hardware design. Power dissipation is drastically reduced by the use of Reversible logic. The reversible Urdhva Tiryakbhayam Vedic multiplier is one such multiplier which is effective both in terms of speed and power. In this paper
操作
vedic
高速
乘法器
功耗
Related Source Codes
Homemade biomimetic DOS
0
0
no vote
Operating system: using semaphore to realize reade
0
0
no vote
Operating system experiment: replacement algorithm
0
0
no vote
Operating system - smoker issues
0
0
no vote
Windows core programming version 5 source code
0
0
no vote
No comment