GPSR(Homemade GPS Receiver)
2016-08-23
2 0 0
no vote
Other
Earn points
I actively designed this receiver after reading the work of Vidmar matja Σ, s53mv, developing a GPS receiver, starting from scratch, using the main discrete components, more than 20 years ago, and his use of DSP post hard limits and 1-bit analog-to-digital converter made me interested. The receiver described here works on the same principle. Its 1-bit ADC is a 6-pin LVDS output comparator. Hidden but indelible in strong noise, the two-layer quantization paste appears in the view, which is the signal from each satellite.
verilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment