Home » Source Code » Study on Turbo Code decoder and FPGA implementation.

Study on Turbo Code decoder and FPGA implementation.

jerry_zjr
2014-09-29 09:59:16
The author
View(s):
Download(s): 4
Point (s): 2 
Category Category:
vhdlvhdl VHDLVHDL

Description

Altera Quartus II software platform completed the decoding of Turbo codes based on Log-MAP algorithm for FPGA design and implementation. In Turbo yards of FPGA design and achieved part, main for has Turbo yards of compiled yards device in the all important module for has design and achieved, such as coding device in the RSC component decoder, and interwoven device, and decoder in the on data quantitative and operation, and e function, and SISO component decoder (branch metric, and Qian to handed pushed, and Hou to handed pushed and logarithmic relieved than of calculation) of design and achieved.
Sponsored links

File list

Tips: You can preview the content of files by clicking file names^_^
Name Size Date
Turbo码编码译码器的研究及其FPGA实现.pdf5.81 MB27-09-14 22:36
...
Sponsored links

Comments

(Add your comment, get 0.1 Point)
Minimum:15 words, Maximum:160 words
phylomina
2016-04-08

跟着学习一下 看着挺不错的 初学者 还在探索中

  • 1
  • Page 1
  • Total 1

Study on Turbo Code decoder and FPGA implementation. (5.18 MB)

Need 2 Point(s)
Your Point (s)

Your Point isn't enough.

Get 22 Point immediately by PayPal

Point will be added to your account automatically after the transaction.

More(Debit card / Credit card / PayPal Credit / Online Banking)

Submit your source codes. Get more Points

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D