DDR2 chip control module Verilog
2016-08-23
0 0 0
4.0
Other
Earn points
DDR2 memory module, we can learn from, including DDR2 internal clocks to refresh himself took a long time. Members may have their own internal clock frequency-chip depends on the situation. I am also a novice, may defect in many places in the code, we all learn together, thank you.
verilog
控制
DDR
模块
芯片
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment