UART Verilog code
2016-08-23
3 0 0
no vote
Other
Earn points
Including uart baud rate selected transceiver and the underlying file, use any FPGA, proven verilog code.
verilog
代码
UARTVerilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment